



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/518,779

06/06/2005

Kailash Gopalakrishnan

STFD.035US

6609

40581

7590

02/22/2010

CRAWFORD MAUNU PLLC

1150 NORTHLAND DRIVE, SUITE 100

ST. PAUL, MN 55120

EXAMINER

SALERNO, SARAH KATE

ART UNIT

PAPER NUMBER

2814

MAIL DATE

DELIVERY MODE

02/22/2010

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/518,779	Applicant(s) GOPALAKRISHNAN ET AL.	
	Examiner SARAH K. SALERNO	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 December 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-39 and 43-45 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-39 and 43-45 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 12/18/09 has been entered.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-7, 9-17, 18-20, 30-37, 39 and 43-45 are rejected under 35 U.S.C. 103(a) as being unpatentable over Akimoto (US PGPub 2002/0117689 of record of record) in view of Yee et al. (US Patent 5,736,890)

Claim 1: Akimoto teaches a semiconductor device, comprising: a multi-region body including a first region (22) dominated by charge carriers of a first polarity that extends to a first junction, a second region (23) dominated by charge carriers of a second polarity, opposite the first polarity, that extends to a second junction, and an intermediate region (24) having an effective length extending from the first junction to

the second junction; and a gate (20) located over one of the junctions and laterally offset from the other junction, capacitively-coupled to the body FIG. 1A-1B; [0071-0072]).

Akimoto does not teach a control circuit configured to apply a control signal, when the body is reversed biased, to modulate the effective length of the intermediate region to a nonzero value by changing a concentration of carriers in a portion of the intermediate region extending from the second junction and offset from the first junction. Yee teaches a control circuit configured to apply a control signal, when the body is reversed biased to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured to apply a control signal, when the body is reversed biased, to modulate the effective length of the intermediate region to a nonzero value by changing a concentration of carriers in a portion of the intermediate region extending from the second junction and offset from the first junction” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties

are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed when the body is reversed biased because the semiconductor device contains the appropriate first, second and intermediate regions, proper doping, and gate location as structurally required by the claim.

Claim 2: Yee teaches the control circuit is further configured to apply the control signal to cause the device to transition between a current-conducting state in which the device is in an avalanche breakdown condition and a current-blocking state (Col. 2 lines 55-67 and Clm. 1).

Claim 3: Akimoto (FIG. 1A-1B; [0071-0072]) and Yee (Col. 2 lines 55-67 and Clm. 1) teach the gate and control circuit are configured to modulate an electric field within the body to cause the device to transition between a current- conducting state in which the device is in avalanche breakdown condition and a current-blocking.

Claim 4: Yee teaches the control circuit is configured to apply a relatively high bias voltage at the gate to maintain the device in a current-conducting state in which the device is in an avalanche breakdown condition, and apply a relatively low bias voltage

at the gate to maintain the device in a current-blocking state (Col. 2 lines 55-67 and Clm 1).

Claim 5: Yee teaches the control circuit is configured to apply the relatively high bias voltage to shorten the effective length of the intermediate region (Col. 2 lines 55-67 and Clm 1).

Claim 6: Yee teaches the control circuit is configured to apply a relatively low bias voltage at the gate to maintain the device in a current-conducting state in which the device is in an avalanche breakdown condition, and a relatively-high bias voltage at the gate to maintain the device in a current-blocking state region (Col. 2 lines 55-67 and Clm 1).

Claim 7: Yee teaches the control circuit is configured to apply the relatively low bias voltage to shorten the effective length of the intermediate region (Col. 2 lines 55-67 and Clm 1).

Claim 9: Akimoto teaches the gate is located at least predominantly over the intermediate region (FIG. 1A-1B; [0071-0072]).

Claim 10: Akimoto teaches the gate is located to provide a surface channel nearer the second junction than the first junction (FIG. 1A-1B; [0071-0072]).

Claim 11: Yee teaches wherein when the body is reversed- biased, the control circuit is configured to apply the control signal to maintain the first region at a relatively lower voltage level than the second region, the difference in potential of the first and second regions being sufficient to cause a breakdown condition in the intermediate region in response to the control signal modulating the length of the intermediate region

and thereby reducing the distance across the intermediate region over which the potential drops (Col. 2 lines 55-67 and Clm 1).

Claim 12: Akimoto teaches the intermediate region has a polarity that is neutral relative to the polarity of the first and second regions (FIG. 1A-1B; [0071-0072]).

Claim 13: Akimoto teaches the intermediate region is lightly doped to achieve the polarization of one of the first and second regions, the intermediate region having a substantially lower dopant concentration level, relative to said one of the first and second regions (FIG. 13).

Claim 14: Akimoto teaches the intermediate region is substantially intrinsic (FIG. 1A-1B; [0071-0072]).

Claim 15: Akimoto (FIG. 1A-1B; [0071-0072]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit and gate are further adapted to cause the device to transition between a current-conducting state in which the device is in an avalanche breakdown condition and a current-blocking state in which substantially no leakage current passes between the first and second regions drops.

Claim 16: Akimoto (FIG. 1A-1B; [0071-0072]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit is configured for applying the control signal to change the concentration of carriers in the intermediate region.

Claim 17: Akimoto (FIG. 1A-1B; [0071-0072]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit and gate are further adapted to increase an electric field in the intermediate region and for causing an avalanche breakdown condition drops (FIG. 1A-1B; [0071-0072]).

Claim 18: Akimoto teaches a semiconductor device comprising:

a multi-region body including a P-type region (23), an N-type region (22) and an intermediate region (20) having a first junction with the P-type region and a second junction with the N-type region, the body adapted to be reverse biased across the P-type and N-type regions; a gate (20) coupled via an intervening gate dielectric material to the intermediate region, located over one of the junctions and laterally offset from the other junction to present an electric field substantially at only one of the two junctions (FIG. 1A-1B; [0071-0072]).

Akimoto does not teach a control circuit configured to apply a voltage-bias control signal to the gate to control the gate, the P-type region and the N-type region to switch the device between at least two stable conductance states. Yee teaches a control circuit configured to apply a voltage-bias control signal to the gate to control the gate, the P-type region and the N-type region to switch the device between at least two stable conductance states to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured to apply a voltage-bias control signal to the gate to control the gate, the P-type region and the N-type region to switch the device between at least two stable conductance states.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or

are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

Claim 19: Yee teaches the control circuit applies the voltage-bias control signal to the gate to switch the device between a high-resistance conductance state and a low-resistance conductance state by causing an avalanche breakdown condition at a field-induced junction in the intermediate region (Col. 2 lines 55-67 and Clm 1).

Claim 20: Akimoto teaches the intermediate region has a length that separates the first and second junctions sufficiently to permit the avalanche breakdown condition before another breakdown condition when the body is reverse biased (FIG. 1A-1B; [0071-0072]).

Claim 30: Akimoto teaches a memory circuit comprising: a data storage node; first and second multi-region bodies, each body including a first region dominated by

charge carriers of a first polarity that extends to a first junction, a second region dominated by charge carriers of a second polarity opposite the first polarity that extends to a second junction, and an intermediate region having an effective length extending from the first junction to the second junction; a first gate coupled to the first multi-region body via an intervening dielectric material and offset for using a control signal, when the first body is reversed biased, to present an electric field substantially at only one of the first and second junctions of the first body, a second gate coupled to the data storage node and to the second body via an intervening dielectric material and adapted for using a charge at the data storage node, when the second body is reversed biased, to modulate an electric field in the intermediate region of the second body, the second body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the second body is in an avalanche breakdown condition and current passes through the second body (FIG. 1-9, 18; [0061-0148, 0231-0243])

Akimoto does not teach a control circuit configured to apply said control signal to the first gate, when the first body is reversed biased, to cause the first body to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the first body is in an avalanche breakdown condition and current passes between the data storage node and the first body. Yee teaches control circuit configured to apply said control signal to the first gate, when the first body is reversed biased, to cause the first body to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the first body is in an

Art Unit: 2814

avalanche breakdown condition and current passes between the data storage node and the first body to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “control circuit configured to apply said control signal to the first gate, when the first body is reversed biased, to cause the first body to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the first body is in an avalanche breakdown condition and current passes between the data storage node and the first body.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm

1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

Claim 31: Akimoto teaches a sense device coupled to the second body and adapted to detect data as a function of sensed current passing through the second body, and wherein the second gate is further adapted to influence an electric field substantially at only one of the first and second junctions ((FIG. 1-9, 18; [0061-0148, 0231-0243])

Claim 32: Akimoto teaches a semiconductor device, comprising: a multi-region body including a first region (142) dominated by charge carriers of a first polarity that extends to a first junction, a second region (143) dominated by charge carriers of a second polarity opposite the first polarity that extends to a second junction, and an intermediate region (144) having an effective length extending from the first junction to the second junction; and first (140) and second (141) gates coupled to the body via intervening dielectric material (FIG. 15; [0071-0072; 00197-0201]).

Akimoto does not teach control circuit configured to apply control signals, when the body is reversed biased, to the first and second gates to present an electric field substantially at one of the first and second junctions, to cause the body to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition biased. Yee teaches a control circuit configured to apply control signals, when the body is reversed biased, to the first and second gates to present an electric field substantially at one of the first and second junctions, to cause the body to respond to the electric field by switching from a

stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition biased to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured to apply a voltage-bias control signal to the first and second gates to present an electric field substantially at one of the first and second junctions, to cause the body to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition biased.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines

55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

Claim 33: Akimoto (FIG. 15; [0071-0072; 00197-0201]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit is configured to apply a control signal to the first gate to capacitively couple a first voltage-bias control signal to the body to accumulate carriers immediately adjacent to said one of the first and second junctions, and to hold the body in a steady state without the avalanche breakdown condition occurring absent a similarly-biased control signal capacitively coupled to the body from the second gate.

Claim 34: Akimoto (FIG. 15; [0071-0072; 00197-0201]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit is configured to apply a control signal to the first gate to capacitively couple a first voltage-bias control signal to the body to accumulate carriers immediately adjacent to said one of the first and second junctions, and to switch the body the current-conducting state by applying a second voltage-bias control signal capacitively coupled to the body, the first and second voltage-bias control signals being of similar bias.

Claim 35: Akimoto (FIG. 15; [0071-0072; 00197-0201]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit is responsive to temperature and configured to apply a control signal to the body via the second gate to counter temperature-related effects that alter the creation of the avalanche breakdown condition in response to a control signal being applied by the first gate.

Claim 36: Akimoto (FIG. 15; [0071-0072; 00197-0201]) and Yee (Col. 2 lines 55-67 and Clm 1) teach the control circuit is configured to apply the control signal to the

second gate to maintain a threshold voltage level in the intermediate region, the threshold voltage being a minimum amount of additional voltage applied to the intermediate region for causing the avalanche breakdown condition.

Claim 37: Akimoto teaches an inverter circuit comprising: first (44) and second (43) multi-region bodies, each body having a highly-doped P-type region (23p) that extends to a first junction, a highly-doped N-type region (22p) that extends to a second junction, and an intermediate region (24p) having a neutral polarity relative to the P-type and N-type regions and having a length extending from the first junction to the second junction, the N-type region of the first body and the P-type region of the second body being coupled to a common output node; first (20p) and second (20p) gates respectively capacitively coupled to the first and second bodies (FIG. 1-9, 18; [0061-0148, 0231-0243]).

Akimoto does not teach a control circuit configured to apply control signals to the first and second gates when the bodies are reversed biased, to modulate the length of the intermediate regions of the respective bodies by changing a concentration of carriers in the respective intermediate regions at one of the junctions and offset from the other junction; and an input node coupled to the first and second gates, wherein a change in input signal applied to the input nodes causes an inverted response in an output signal at the output node. Yee teaches a control circuit configured to apply control signals to the first and second gates when the bodies are reversed biased, to modulate the length of the intermediate regions of the respective bodies by changing a concentration of carriers in the respective intermediate regions at one of the junctions

Art Unit: 2814

and offset from the other junction; and an input node coupled to the first and second gates, wherein a change in input signal applied to the input nodes causes an inverted response in an output signal at the output node to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured to apply control signals to the first and second gates when the bodies are reversed biased, to modulate the length of the intermediate regions of the respective bodies by changing a concentration of carriers in the respective intermediate regions at one of the junctions and offset from the other junction; and an input node coupled to the first and second gates, wherein a change in input signal applied to the input nodes causes an inverted response in an output signal at the output node.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art

at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

Claim 39: Akimoto teaches a semiconductor device, comprising: a multi-region body including a first region (22) dominated by charge carriers of a first polarity that extends to a first junction, a second region (23) dominated by charge carriers of a second polarity opposite the first polarity that extends to a second junction, and an intermediate region (24) having an effective length extending from the first junction to the second junction; and a gate for presenting, when the body is reversed biased, an electric field at the first junction and offset from the second junction, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes in the body (FIG. 1A-1B; [0071-0072]).

Akimoto does not teach a gate and a control circuit for presenting, when the body is reversed biased, an electric field at the first junction and offset from the second junction, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes in the body. Yee teaches a gate and a control circuit for presenting, when the body is reversed biased, an electric field at the first junction and offset from the second junction, the body responding to the electric field by

Art Unit: 2814

switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes in the body (Col. 2 lines 55-67 and Clm 1) to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a gate and a control circuit for presenting, when the body is reversed biased, an electric field at the first junction and offset from the second junction, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes in the body.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a

variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

Claim 43: Akimoto teaches a semiconductor device, comprising: a multi-region body having an upper surface and including a first region (22) dominated by carriers of a first polarity that extends to a first junction, a second region (23) dominated by carriers of an opposite polarity that extends to a second junction, and an intermediate region (24) having an upper portion over a lower portion and a length extending from the first junction to the second junction; a gate (20) capacitively-coupled to the body (FIG. 1A-1B; [0071-0072]).

Akimoto does not teach a control circuit configured for applying a control signal to the gate, when the body is reversed biased, to cause the gate to modulate the length of the intermediate region by changing a concentration of carriers in a portion of the intermediate region extending from one of the junctions and offset from the other of the junctions and thereby causing the device to transition between a current-conducting state in which the device is in an avalanche breakdown condition and a current-blocking state the avalanche breakdown condition occurring in the lower portion of the intermediate region, the upper portion of the intermediate region being arranged to inhibit hot carriers from the lower portion reaching the upper surface in a current-conducting state. Yee teaches a control circuit configured for applying a control signal to the gate, when the body is reversed biased, to cause the gate to modulate the length of the intermediate region by changing a concentration of carriers in a portion of the

Art Unit: 2814

intermediate region extending from one of the junctions and offset from the other of the junctions and thereby causing the device to transition between a current-conducting state in which the device is in an avalanche breakdown condition and a current-blocking state the avalanche breakdown condition occurring in the lower portion of the intermediate region, the upper portion of the intermediate region being arranged to inhibit hot carriers from the lower portion reaching the upper surface in a current-conducting state” to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured for applying a control signal to the gate, when the body is reversed biased, to cause the gate to modulate the length of the intermediate region by changing a concentration of carriers in a portion of the intermediate region extending from one of the junctions and offset from the other of the junctions and thereby causing the device to transition between a current-conducting state in which the device is in an avalanche breakdown condition and a current-blocking state the avalanche breakdown condition occurring in the lower portion of the intermediate region, the upper portion of the intermediate region being arranged to inhibit hot carriers from the lower portion reaching the upper surface in a current-conducting state.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical

Art Unit: 2814

processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

Claim 44: Akimoto (FIG. 1A-1B; [0071-0072]) and Yee (Col. 2 lines 55-67 and Clm 1) the control circuit is configured with the body and gates, to apply the control signals to operate the body under subthreshold conditions leading up to switching of the device between the stable and current-conducting states, in which the subthreshold slope pertaining to a change in current per a corresponding change in voltage is significantly lower than about 60mV/decade.

Claim 45: Akimoto teaches an impact ionization-based semiconductor device, comprising: a multi-region body including a first region, dominated by charge carriers of a first polarity, that extends to a first junction, a second region, dominated by charge carriers of a second polarity opposite the first polarity, that extends to a second junction,

Art Unit: 2814

and an intermediate region having an effective length extending from the first junction to the second junction; first and second gates coupled to the body via intervening dielectric material (FIG. 15; [0071-0072; 00197-0201]).

Akimoto does not teach a control circuit configured to apply control signal, when the body is reversed biased, to the respective first and second gates to generate an electric field substantially at one of the first and second junctions, and to cause the body to switch from a stable conductive state to a current-conducting state in which the body is in an avalanche breakdown condition. Yee teaches a control circuit configured to apply control signal, when the body is reversed biased, to the respective first and second gates to generate an electric field substantially at one of the first and second junctions, and to cause the body to switch from a stable conductive state to a current-conducting state in which the body is in an avalanche breakdown condition to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured to apply control signal, when the body is reversed biased, to the respective first and second gates to generate an electric field substantially at one of the first and second junctions, and to cause the body to switch from a stable conductive state to a current-conducting state in which the body is in an avalanche breakdown condition.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially

identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Akimoto to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Akimoto and Yee would function/operate as claimed as structurally required by the claim.

4. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Akimoto (US PGPub 2002/0117689) and Yee et al. (US Patent 5,736,890), as applied to claim 1 above, and further in view of Baba (US Patent 5,589,696 of record).

Regarding claim 8, as described above, Akimoto and Yee substantially read on the invention as claimed, except Akimoto and Yee do not teach the gate is located at least predominantly over the second region. Baba teaches the gate (21) is located at least predominantly over the second region (FIG. 2) to be more highly integrated (Col. 4 lines 1-20). Therefore it would have been obvious to one of ordinary skill in the art at

the time the invention was made to have modified the device taught by Akimoto and Yee to have the gate located predominantly over the second region to be more highly integrated as taught by Baba (Col. 4 lines 1-20).

5. Claims 21-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizutani (US Patent 5,616,944 of record) in view of Baba (US Patent 5,589,696 of record) and Yee et al. (US Patent 5,736,890)

Claim 21: Mizutani teaches a memory circuit comprising: a data storage node; a multi-region body including a first region dominated by charge carriers of a first polarity that extends to a first junction, a second region dominated by charge carriers having a second and opposite polarity that extends to a second junction, and an intermediate region having an effective length extending from the first junction to the second junction (FIG. 1; Col. 3-5).

Mizutani does not teach the gate being offset. Baba teaches a gate (21) offset to present an electric field substantially at only one of the two junctions (13/11 and 15/11) (FIG. 1, 2) creating offset current in the reverse biased mode (Col. 3 lines 1-15, Col. 4 lines 1-15). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Mizutani to have the gate located predominantly over the second region to create and offset current at only one of the two junctions in the reverse biased mode as taught by Baba (Col. 3 lines 1-15).

Mizutani and Baba do not teach a control circuit including a gate coupled to the body via an intervening dielectric material for applying a control signal via the gate, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes between the data storage node and the body. Yee teaches a control circuit including a gate coupled to the body via an intervening dielectric material for applying a control signal via the gate, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes between the data storage node and the body to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit including a gate coupled to the body via an intervening dielectric material for applying a control signal via the gate, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes between the data storage node and the body.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of

operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Mizutani and Baba to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Mizutani, Baba and Yee would function/operate as claimed as structurally required by the claim.

Claim 22: Mizutani (FIG. 1; Col. 3-5) and Yee (Col. 2 lines 55-67 and Clm 1) teach the body and the control circuit are adapted to access data stored at the data storage node as a function of the avalanche breakdown condition.

Claim 23: Mizutani (FIG. 1; Col. 3-5) and Yee (Col. 2 lines 55-67 and Clm 1) teach the body and the control circuit are adapted to read data from the data storage node as a function of the avalanche breakdown condition.

Claim 24: Mizutani (FIG. 1; Col. 3-5) and Yee (Col. 2 lines 55-67 and Clm 1) teach the body and the control circuit are configured to write data to the data storage node as a function of the avalanche breakdown condition.

Claim 25: Mizutani (FIG. 1; Col. 3-5) and Yee (Col. 2 lines 55-67 and Clm 1) the control circuit maintains a charge at the data storage node by applying the control signal to control the body in a reverse biased condition.

Claim 26: Mizutani teaches the body and the storage nodes are adapted to drain a charge at the storage node in response to the body being placed in a forward biased condition (FIG. 1; Col. 3-5).

Claim 27: Mizutani teaches a memory circuit comprising: a data storage node; a multi-region body including a first region dominated by charge carriers having a first polarization that extends to a first junction, a second region dominated by charge carriers having a second polarity that is opposite the first polarity that extends to a second junction, and an intermediate region having an effective length extending from the first junction to the second junction (FIG. 1; Col. 3-5).

Mizutani does not teach the gate being offset. Baba teaches a gate (21) offset to present an electric field substantially at only one of the two junctions (13/11 and 15/11) (FIG. 1, 2) creating offset current in the reverse biased mode (Col. 3 lines 1-15, Col. 4 lines 1-15). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Mizutani to have the gate located predominantly over the second region to create and offset current at

only one of the two junctions in the reverse biased mode as taught by Baba (Col. 3 lines 1-15).

Mizutani and Baba do not teach a control circuit including a gate coupled to the body via an intervening dielectric material for applying a control signal, via the gate, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through the body as a function of a charge at the data storage node. Yee teaches a control circuit including a gate coupled to the body via an intervening dielectric material for applying a control signal, via the gate, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through the body as a function of a charge at the data storage node to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit including a gate coupled to the body via an intervening dielectric material for applying a control signal, via the gate, when the body is reversed biased, to present an electric field substantially at only one of the first and second junctions, the body responding to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through

the body as a function of a charge at the data storage node.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Mizutani and Baba to have a control circuit to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). Further, the semiconductor device taught by Mizutani, Baba and Yee would function/operate as claimed as structurally required by the claim.

Claim 28: Mizutani teaches the data storage node is coupled to the gate, the gate responding to a charge at the data storage node by presenting the electric field (FIG. 1; Col. 3-5).

Claim 29: Mizutani teaches a sense device coupled to the body and adapted to detect data stored at the data storage node in response to current passing through the body (FIG. 1; Col. 3-5).

6. Claim 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizutani (US Patent 5,616,944 of record) in view of Yee et al. (US Patent 5,736,890)

Claim 38: Mizutani teaches a semiconductor device comprising: a relatively thin intermediate region defined by sides including an upper portion and a sidewall portion; a first region dominated by a first polarization that extends to a first junction with the intermediate region; a second region dominated by a second polarization that extends to a second junction with the intermediate region; and a gate extending around and capacitively coupled to at least two sides of the intermediate region for coupling a voltage to the intermediate region (Fig. 1b, Col. 2-3).

Mizutani does not teach a control circuit configured to apply a control signal to the gate, when the first and second regions are reversed biased, to cause the gate to present an electric field substantially at only one of the first and second junctions, and to cause the device to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through the intermediate region. Yee teaches a control circuit configured to apply a control signal to the gate, when the first and second regions are reversed biased, to cause the gate to present an electric field substantially at only one of the first and second junctions, and to cause the device to respond to the electric field by switching from a stable conductance state to a current-conducting state in which

Art Unit: 2814

the body is in an avalanche breakdown condition and current passes through the intermediate region to minimize false turn on/OFF in a way that is applicable to a variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm 1). It is noted that the claim limitation “a control circuit configured to apply a control signal to the gate, when the first and second regions are reversed biased, to cause the gate to present an electric field substantially at only one of the first and second junctions, and to cause the device to respond to the electric field by switching from a stable conductance state to a current-conducting state in which the body is in an avalanche breakdown condition and current passes through the intermediate region.” is considered a method of operating the semiconductor device being claimed. Because the claims submitted are product/device claims, limitations regarding methods of operating the device are not given patentable weight. It is further noted that where the claimed and prior art products are identical or substantially identical in structure or composition or are produced by identical or substantially identical processes, claimed properties or functions are presumed to be inherent. In re Best, 195 USPQ 430, 433 (CCPA 1977). It has also been held that products of identical chemical composition cannot have mutually exclusive properties. A chemical composition and its properties are inseparable. Therefore, if the prior arts teach the identical chemical structure the properties applicant discloses and/or claims are necessarily present. In re Spada, 15 USPQ 2d 1655, 1658 (Fed. Cir. 1990). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Mizutani to have a control circuit to minimize false turn on/OFF in a way that is applicable to a

Art Unit: 2814

variety of applications involving transistors as taught by Yee (Col. 2 lines 55-67 and Clm

1). Further, the semiconductor device taught by Mizutani and Yee would

function/operate as claimed as structurally required by the claim.

Response to Arguments

7. Applicant's arguments with respect to claims 1-7, 9-17, 18-29, 32-39 and 43-45 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to SARAH K. SALERNO whose telephone number is (571)270-1266. The examiner can normally be reached on M-R 8:00-4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Wael M Fahmy/
Supervisory Patent Examiner, Art
Unit 2814

/S. K. S./
Examiner, Art Unit 2814